Synopsys Company Hiring For Intern (Technical-Engineering)

Synopsys Company Hiring For Intern (Technical-Engineering)

Synopsys Company Hiring For Intern (Technical-Engineering) | Freshers are eligible to apply for the job role and organizing an off campus recruitment drive. Below are the Job description, Eligibility, and Other details.

Job Description :-
Company Name:Synopsys
Job Role:Intern (Technical-Engineering)
Qualification:Bachelor’s/Master’s degree
Experience:Freshers
Batch:2022/2023/2024/2025
Location:Hyderabad/Noida, India
CTC/Salary:INR 4.5-6 LPA (Expected)

Primary Responsibilities:
We are looking for people who are good learner and have a passion to:

  • Learn, develop, troubleshoot, or debug design environment and flows for the development of integrated circuits.
  • Support a global design team, debug Common CAD Setup issues, interface with foundries, configure common cad setup for IP Project environment and design flows.
  • Develop routines and utility programs to QA common CAD setup.

The ideal candidate will have:

  • A relevant degree in electronic/micro electronic engineering/VLSI .
  • Good knowledge of hardware integrated circuits.
  • UNIX/Linux user knowledge.
  • Proficiency with at least one programming language.
  • Proficiency with scripting languages to automate processes.
  • Good English communication skills
  • Experience in desires to learn and explore new technologies and demonstrate good investigation and problem-solving skills.
  • Ability to exercise judgment within defined procedures and practices to figure out appropriate action.

Favoured Requirements:

  • Hands on experience in Python, TCL or Shell scripting.
  • Good knowledge of VLSI domain like familiarity with DRC/LVS Extraction/Simulation/Reliability Analysis.
  • Cadence, Custom Designer EDA tool usage.

Key Qualifications

    1. BS/MS student in electrical engineering, computer science or equivalent

    2. Clear understanding of ASIC design flow

    3. Understanding of Digital design concepts and basic circuits operation

    4. Excellent digital fundamentals on RTL design

    5. Understanding of Synthesis, DFT and Static Timing Analysis

    6. Scripting knowledge of TCL, shell is a plus

Preferred Experience

    • Prior working knowledge of any of tools Design compiler/Formality, Spyglass, Prime time or DFT Tetramax is a plus.

    • Has good communication skills (written and verbal English)

    • Has a willingness to study new things and enhance knowledge

    • Be self-motivated personality

Apply Through This Link(Noida):- Click Here

Apply Through This Link(Hyderabad):- Click Here

Join our Telegram group: Click here

Follow us on Instagram: Click here

Follow us on WhatsApp: Click here

Comments

No comments yet. Why don’t you start the discussion?

Leave a Reply

Your email address will not be published. Required fields are marked *